libri scuola books Fumetti ebook dvd top ten sconti 0 Carrello


Torna Indietro

soni deepraj; basu kanad; nabeel mohammed; aaraj najwa; manzano marc; karri ramesh - hardware architectures for post-quantum digital signature schemes

Hardware Architectures for Post-Quantum Digital Signature Schemes

; ; ; ; ;




Disponibilità: Normalmente disponibile in 15 giorni


PREZZO
118,98 €
NICEPRICE
113,03 €
SCONTO
5%



Questo prodotto usufruisce delle SPEDIZIONI GRATIS
selezionando l'opzione Corriere Veloce in fase di ordine.


Pagabile anche con Carta della cultura giovani e del merito, 18App Bonus Cultura e Carta del Docente


Facebook Twitter Aggiungi commento


Spese Gratis

Dettagli

Genere:Libro
Lingua: Inglese
Editore:

Springer

Pubblicazione: 10/2021
Edizione: 1st ed. 2021





Trama

This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification.  The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs.

  • Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based;
  • Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms;
  • Enables designers to build hardware implementations that are resilient to a variety of side-channels.




Sommario

Introduction.- qTESLA.- CRYSTALS –Dilithium.- MQDSS.- SPHINCS.- Luov.- Falcon.- Picnic.- GeMSS.- Power, Performance, Area, and Security (PPAS) Comparison of the PQC Algorithms.- Conclusions.





Autore

Deepraj Soni is a Ph.D. student at NYU Tandon School of Engineering. Deepraj works on hardware implementation, evaluation and security of post quantum cryptographic algorithms. He received his M.Tech from the Department of Electrical Engineering, Indian Institute of Technology Bombay (IIT B). His thesis focused on developing a framework for hardware software co simulator and neural network implementation on an FPGA. After graduation, Deepraj worked as a design engineer in the semiconductor division of Samsung and SanDisk. At Samsung, he was responsible for the design and architecture of the image processing IPs such as region segmentation and Embedded CODEC. He was also responsible for communication IPs such as FFT/IFFT, Time & Frequency Deinterleaving and Demapper for canceling the noise. At SanDisk, Deepraj helped in the development of System On Chip (SoC) level design for the memory controller.











Altre Informazioni

ISBN:

9783030576844

Condizione: Nuovo
Dimensioni: 235 x 155 mm
Formato: Brossura
Illustration Notes:XXII, 170 p. 68 illus., 66 illus. in color.
Pagine Arabe: 170
Pagine Romane: xxii


Dicono di noi