libri scuola books Fumetti ebook dvd top ten sconti 0 Carrello


Torna Indietro

goossens bernard - guide to computer processor architecture

Guide to Computer Processor Architecture A RISC-V Approach, with High-Level Synthesis




Disponibilità: Normalmente disponibile in 15 giorni


PREZZO
59,98 €
NICEPRICE
56,98 €
SCONTO
5%



Questo prodotto usufruisce delle SPEDIZIONI GRATIS
selezionando l'opzione Corriere Veloce in fase di ordine.


Pagabile anche con Carta della cultura giovani e del merito, 18App Bonus Cultura e Carta del Docente


Facebook Twitter Aggiungi commento


Spese Gratis

Dettagli

Genere:Libro
Lingua: Inglese
Editore:

Springer

Pubblicazione: 01/2023
Edizione: 1st ed. 2023





Trama

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor.  Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++.  This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).

The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP).  Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.

Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France.  He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.




Sommario

Part I. Single core processors.- 1. Getting Ready.- 2.  Building a RISC-V Processor.- 3. Building a Pipelined RISC-V Processor.- 4. Building a RISC-V Processor with a Multi-cycle Pipeline.- 5.  Building a RISC-V Processor with a Multiple Hart Pipeline.- Part II. Multiple core processors.- 6. Connecting IPs.- 7. A Multi-core RISC-V Processor.- 8. A Multi-core RISC-V Processor with Multi-hart Cores.




Autore

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France.  He is the author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.










Altre Informazioni

ISBN:

9783031180224

Condizione: Nuovo
Collana: Undergraduate Topics in Computer Science
Dimensioni: 235 x 155 mm
Formato: Brossura
Illustration Notes:XXV, 439 p. 261 illus., 196 illus. in color.
Pagine Arabe: 439
Pagine Romane: xxv


Dicono di noi





Per noi la tua privacy è importante


Il sito utilizza cookie ed altri strumenti di tracciamento che raccolgono informazioni dal dispositivo dell’utente. Oltre ai cookie tecnici ed analitici aggregati, strettamente necessari per il funzionamento di questo sito web, previo consenso dell’utente possono essere installati cookie di profilazione e marketing e cookie dei social media. Cliccando su “Accetto tutti i cookie” saranno attivate tutte le categorie di cookie. Per accettare solo deterninate categorie di cookie, cliccare invece su “Impostazioni cookie”. Chiudendo il banner o continuando a navigare saranno installati solo cookie tecnici. Per maggiori dettagli, consultare la Cookie Policy.

Impostazioni cookie
Rifiuta Tutti i cookie
Accetto tutti i cookie
X