libri scuola books Fumetti ebook dvd top ten sconti 0 Carrello


Torna Indietro

scheffer louis (curatore); lavagno luciano (curatore); martin grant (curatore) - eda for ic system design, verification, and testing

EDA for IC System Design, Verification, and Testing

; ;




Disponibilità: Normalmente disponibile in 20 giorni
A causa di problematiche nell'approvvigionamento legate alla Brexit sono possibili ritardi nelle consegne.


PREZZO
195,98 €
NICEPRICE
186,18 €
SCONTO
5%



Questo prodotto usufruisce delle SPEDIZIONI GRATIS
selezionando l'opzione Corriere Veloce in fase di ordine.


Pagabile anche con Carta della cultura giovani e del merito, 18App Bonus Cultura e Carta del Docente


Facebook Twitter Aggiungi commento


Spese Gratis

Dettagli

Genere:Libro
Lingua: Inglese
Editore:

CRC Press

Pubblicazione: 03/2006
Edizione: 1° edizione





Trama

Presenting a comprehensive overview of the design automation algorithms, tools, and methodologies used to design integrated circuits, the Electronic Design Automation for Integrated Circuits Handbook is available in two volumes. The first volume, EDA for IC System Design, Verification, and Testing, thoroughly examines system-level design, microarchitectural design, logical verification, and testing. Chapters contributed by leading experts authoritatively discuss processor modeling and design tools, using performance metrics to select microprocessor cores for IC designs, design and verification languages, digital simulation, hardware acceleration and emulation, and much more. Save on the complete set.




Sommario

Introduction. The IC Design Process and EDA. Tools and Methodologies for System-Level Design. System-level specification and modeling languages. SoC Block Based Design and IP Assembly. Performance Evaluation Methods for MPSoC Design. Processor Modeling and Design Tools. Embedded Software Modeling and Design. Using Performance Metrics to Select Microprocessor Cores for IC Designs. Parallelizing High-Level Synthesis: A Code Transformational Approach to High-Level Synthesis. Cycle-Accurate System-Level Modeling and Performance Evaluation. Micro-Architectural Power Estimation and Optimization. Design Planning. Design and Verification Languages. Digital Simulation. Using Transactional Level Models in a SoC Design Flow. Assertion-based verification. Hardware Acceleration and Emulation. Formal Property Verification. Design for Test. Automatic Test Pattern Generation. Analog and Mixed-Signal Test.




Autore

Louis Scheffer, Luciano Lavagno, Grant Martin










Altre Informazioni

ISBN:

9780849379239

Condizione: Nuovo
Collana: Electronic Design Automation for Integrated Circuits Hdbk
Dimensioni: 10 x 7 in Ø 2.45 lb
Formato: Copertina rigida
Illustration Notes:205 b/w images, 20 tables, 1 halftone and 23 equations
Pagine Arabe: 544


Dicono di noi